June 2001 Revised April 2003

FAIRCHILD SEMICONDUCTOR®

NC7SZ332 TinyLogic® UHS 3-Input OR Gate

General Description

The NC7SZ332 is a single 3-Input OR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak[™] leadless package
- \blacksquare Ultra high speed t_{PD} 2.4 ns Typ into 50 pF at 5V V_{CC}
- High output drive ±24 mA at 3V V_{CC}

Connection Diagrams

A 1

GND 2

B 3

AAA represents Product Code Top Mark - see ordering code

- Broad V_{CC} operating range 1.65V to 5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation

Pin Assignment for SC70

(Top View) Pin One Orientation Diagram 日日日

Note: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignment for MicroPak

(Top Thru View)

] 5 V_{CC}

ΗН

6 C

5 V_{CC}


4 Y

Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ332P6X	MAA06A	332	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ332L6X	MAC06A	F3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol




Pin Descriptions

Pin Names	Description
A, B, C	Inputs
Y	Output

Function Table

$\mathbf{Y} = \mathbf{A} + \mathbf{B} + \mathbf{C}$



TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5Vto +6V
DC Input Voltage (V _{IN})	-0.5V to +6V
DC Output Voltage (V _{OUT})	-0.5V to +6V
DC Input Diode Current (IIK)	
@V _{IN} < -0.5V	–50 mA
@V _{IN} >6V	+20 mA
DC Output Diode Current (I _{OK})	
@V _{OUT} <-0.5V	–50 mA
$@V_{OUT} > 6V, (V_{CC} = GND)$	+20 mA
DC Output Current (I _{OUT})	±50 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature under Bias (T _J)	150°C
Junction Lead Temperature (T _L);	
Soldering, 10 seconds	260°C
Power Dissipation (P _D) @ +85°C	
SC70-5	150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V_{CC})	1.65V to 5.5
Supply Voltage Data Retention (V_{CC})	1.5V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=1.8V,2.5V\pm0.2V$	0 ns/V to 20 ns/V
$V_{CC}=3.3V\pm0.3V$	0 ns/V to 10 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ns/V to 5 ns/V
Thermal Resistance (θ_{JA})	
SC70-5	425°C/W
Note 1: Absolute Maximum Ratings are DC va	lues beyond which the

Note 1: Absolute Maximum Ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$			$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$		Units	Conditions		
Symbol		(V)	Min	Тур	Max	Min	Max	Units	00	numons
VIH	HIGH Level Input Voltage	1.8 ± 0.15	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3 to 5.5	$0.7 V_{CC}$			$0.7 V_{CC}$		v		
VIL	LOW Level Input Voltage	1.8 ± 0.15			0.25 V _{CC}		$0.25 V_{CC}$	V		
		2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{ОН}	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2			$V_{IN} = V_{IH}$ $I_{OH} =$	I _{OH} = −100 μA
		3.0	2.9	3.0		2.9				$1_{OH} = -100 \mu P$
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V		$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V _{OL} I	LOW Level Output Voltage	1.65		0.0	0.1		0.1		V _{IN} = V _{II}	
		2.3		0.0	0.1		0.1			100 1
		3.0		0.0	0.1		0.1		VIN – VIL	$I_{OL} = 100 \ \mu A$
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V		$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±1		±10	μΑ	V _{IN} = 5.5V,	GND
I _{OFF}	Power Off Leakage Current	0.0			1		10	μΑ	V _{IN} or V _{OU}	_T = 5.5V
Icc	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	V _{IN} = 5.5V,	GND

Symbol	Parameter	V _{cc}	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Fig. No.	
	Farameter		Max	Units	Conditions	FIG. NO.				
t _{PLH} ,	Propagation Delay	1.8 ± 0.15	2.0	6.5	18.5	2.0	19.0		C _L = 15 pF, Figures	
t _{PHL}		2.5 ± 0.2	0.8	3.0	11.0	0.8	11.5	ns		Figures
		3.3 ± 0.3	0.5	2.4	7.5	0.5	8.0	115	$R_L = 1M\Omega$	1, 3
		5.0 ± 0.5	0.5	1.9	5.5	0.5	6.0			
t _{PLH} ,	Propagation Delay	3.3 ± 0.3	1.5	3.0	8.5	1.5	9.0	20	C _L = 50 pF,	
t _{PHL}		5.0 ± 0.5	0.8	2.4	7.0	0.8	7.5	ns	$R_L = 500\Omega$	
C _{IN}	Input Capacitance	0		4				pF		
C _{PD}	Power Dissipation	3.3		20				pF	(Note 3)	Figure 2
	Capacitance	5.0		26				μr	(NOLE 3)	Figure 2

t, = 3 ns→


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $\mathsf{I}_{\text{CCD}} = (\mathsf{C}_{\text{PD}}) \ (\mathsf{V}_{\text{CC}}) \ (\mathsf{f}_{\text{IN}}) + (\mathsf{I}_{\text{CC}} \text{static}).$

AC Loading and Waveforms



 $\rm C_L$ includes load and stray capacitance. Input PRR = 1.0 MHz, $t_w = 500$ ns.

FIGURE 1. AC Test Circuit



90% 90% INPUT 50% 50% -10% 10% GND ^t₽LH t_{PHL} V_{он} OUTPUT 50% 50% V_{OL}

 $t_f = 3 \text{ ns}$

V_{CC}

FIGURE 3. AC Waveforms

Input = AC Waveforms; $t_r = t_f = 1.8 \text{ ns};$ PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit





Tape and Reel Specification

TAPE FORMAT for SC70


Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)






SECTION A-A



BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-0	0 11111	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)



5

